









x_2	x_1	x_0	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




x_2	x_1	x_0	y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1








x_2	x_1	x_0	y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0








7400


Standard-TTL



Verzögerungszeit: 10 ns
Verlustleistung: 22 mW

74LS00


Low-power-Schottky-TTL



Verzögerungszeit: 9 ns
Verlustleistung: 2 mW

74S00


Schottky-TTL






Verzögerungszeit: 3 ns
Verlustleistung: 18 mW


74ALS00

Advanced-Low-power-Schottky-TTL






Verzögerungszeit: 4 ns
Verlustleistung: 1 mW






x	y
0	1
1	0






x_1	x_0	y
0	0	1
0	1	0
1	0	0
1	1	0




$$\begin{aligned}
 y &= \overline{x_1 \vee x_0} \\
 &= \overline{x_1 + x_0} \\
 &= \bar{x}_1 \bar{x}_0
 \end{aligned}$$






CMOS - NAND

Digitale Systeme



x_1	x_0	y
0	0	1
0	1	1
1	0	1
1	1	0



$$\begin{aligned}
 y &= \overline{x_1 x_0} \\
 &= \overline{x_1 * x_0} \\
 &= \overline{x_1 \wedge x_0}
 \end{aligned}$$

